

United States Patent and Trademark Office



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	PLICATION NO. FILING DATE FIRST		ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/719,998	11/21/2003	Takashi Fujise	9319S-000579	1502	
27572	7590 12/23/2005		EXAMINER		
	, DICKEY & PIERCE, F	STERRETT, JEFFREY L			
P.O. BOX 82 BLOOMFIE	LD HILLS, MI 48303	ART UNIT	PAPER NUMBER		
	•		2838		
		DATE MAILED: 12/23/2005			

Please find below and/or attached an Office communication concerning this application or proceeding.

			Application	No.	Applicant(s)				
Office Action Summary			10/719,998	:	FUJISE, TAKASHI	1			
			Examiner		Art Unit				
			Jeffrey L. St		2838				
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply									
THE N - Exten after 3 - If the - If NO - Failur Any re	DRTENED STATUTORY PERIOD FOR MAILING DATE OF THIS COMMUNICATION OF THIS COMMUNICATION OF THIS COMMUNICATION OF THE PROVINCE OF THIS COMMUNICATION OF THE PROVINCE OF THE PROVI	CATION. of 37 CFR 1.136 unication. o) days, a reply w tutory period will will, by statute, c	i(a). In no event within the statuto I apply and will e cause the applica	, however, may a reply be tim ry minimum of thirty (30) days xpire SIX (6) MONTHS from tition to become ABANDONEI	nely filed s will be considered timely the mailing date of this co D (35 U.S.C. § 133).				
Status									
1)🖂	Responsive to communication(s) file	d on <u>23 <i>No</i>v</u>	vember 200	9 <u>5</u> .					
2a) <u></u> □	This action is FINAL . 2b)⊠ This action is non-final.								
•	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.								
Dispositi	on of Claims								
5)⊠ 6)⊠ 7)⊠	Claim(s) 1-10 is/are pending in the application. 4a) Of the above claim(s) is/are withdrawn from consideration. Claim(s) 4-6 and 10 is/are allowed. Claim(s) 1,2 and 7 is/are rejected. Claim(s) 3,8 and 9 is/are objected to. Claim(s) are subject to restriction and/or election requirement.								
Application	on Papers								
9) 🔲 -	The specification is objected to by the	Examiner.				•			
10) 🔲 🗀	10) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner.								
	Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).								
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d). 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.									
Priority u	nder 35 U.S.C. § 119								
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No. 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 									
Attachment	(s)								
	e of References Cited (PTO-892)		4	Interview Summary					
3) . Inform	e of Draftsperson's Patent Drawing Review (P nation Disclosure Statement(s) (PTO-1449 or No(s)/Mail Date			Paper No(s)/Mail Da) Notice of Informal P) Other:)-152)			

1. Claims 7 and 8 remain objected to because they are improper dependent claims masquerading as independent claims that do not further limit the recitations of claim 1 or 4 but instead broadly set forth a semiconductor IC comprising the circuitry of either claim 1 or 4. It is suggested that claims 7 and 8 instead be written in equivalent proper dependent claim form such as -- 7. A power supply circuit according to claim 1 incorporated as a semiconductor integrated circuit -- and --8. A power supply circuit according to claim 4 incorporated as a semiconductor integrated circuit -- .

Appropriate correction is required.

- 2. The text of those sections of Title 35, U.S. Code not included in this action can be found in a prior Office action.
- 3. Claims 1 and 7 are rejected under 35 U.S.C. 102(e) as being anticipated by Botker et al (US 6,661,683).

Botker et al discloses a step-down circuit (see lines 26-29 of column 1) comprising a clock control circuit (CLOCK GENERATOR) providing a plurality of clock signals (A and B) based on a control signal (from COMP), a charge pump circuit (200) receiving a first potential (VIN) and supplying a second potential (VOUT) by switching a plurality of capacitors (CF1 and CF2) with the plurality of clock signals, and a comparator (COMP) producing the control signal.

4. Claim 2 is rejected under 35 U.S.C. § 103(a) as being unpatentable over Botker et al.

Botker et al discloses a step-down circuit as explained above and as recited by claim 2 except for utilizing a circuit supplied with the input voltage to generate the

Application/Control Number: 10/719,998 Page 3

Art Unit: 2838

reference voltage. Official notice is taken that utilizing a circuit supplied with an input voltage to generate a reference voltage was an old and known expedient in the art at the time of the invention. It would have been obvious to one of ordinary skill in the art at the time of the invention to have modified the step-down circuit disclosed by Botker et al by utilizing a circuit supplied with the input voltage to generate the reference voltage in order to supply a reference voltage without requiring an additional voltage source.

- 5. Claims 3 and 9 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.
- 6. Claim 8 would be allowable if rewritten to overcome the objection set forth above in this Office action .
- 7. Claims 4-6 and 10 are allowed.
- 8. Applicant's arguments filed November 23, 2005 have been fully considered but they are not persuasive.

In response to the remarks concerning the erroneous reference characters in the explanation of the rejection of claim 1 ands 7 under 35 U.S.C. 102(e) as being anticipated by Botker et al, the examiner apologizes for including the incorrect reference characters and has edited the explanation to include the correct reference characters from Botker et al.

In response to the remarks concerning the

9. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Jeffrey L. Sterrett whose telephone number is (571)

Application/Control Number: 10/719,998

Art Unit: 2838

272-2085. The examiner can normally be reached on Monday-Thursday & 8:00am-5:00pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Michael Sherry can be reached on (571) 272-2084. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Jeffrey L. Sterrett Primary Examiner Art Unit 2838

ffer L Demitt

Page 4